



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/299,659	04/27/1999	YUTAKA TERADA	43889-861	3538

20277 7590 09/15/2003  
MCDERMOTT WILL & EMERY  
600 13TH STREET, N.W.  
WASHINGTON, DC 20005-3096

EXAMINER

FAN, CHIEH M

ART UNIT

PAPER NUMBER

2634

DATE MAILED: 09/15/2003

12

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	09/299,659	TERADA ET AL.
	Examiner	Art Unit
	Chieh M Fan	2634

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

1) Responsive to communication(s) filed on 6/30/03.

2a) This action is **FINAL**.      2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

4) Claim(s) 2-5 and 8-10 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 2,3,5 and 10 is/are rejected.

7) Claim(s) 4,8,9 is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on 6/30/03 is/are: a) accepted or b) objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

11) The proposed drawing correction filed on \_\_\_\_\_ is: a) approved b) disapproved by the Examiner.

If approved, corrected drawings are required in reply to this Office action.

12) The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some \* c) None of:

1. Certified copies of the priority documents have been received.

2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.

3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).

a) The translation of the foreign language provisional application has been received.

15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

1) Notice of References Cited (PTO-892)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_.

4) Interview Summary (PTO-413) Paper No(s) \_\_\_\_\_.

5) Notice of Informal Patent Application (PTO-152)

6) Other: \_\_\_\_\_.

**DETAILED ACTION**

***Claim Objections***

1. Claims 3-5 and 8-10 are objected to because of the following informalities:
  - a. "comparing the edge of the clock" in line 7 of claim 3 should be changed to  
--- comparing an edge of the clock ---.
  - b. "comparing the edge of the clock" in line 7 of claim 4 should be changed to  
--- comparing an edge of the clock ---.

Appropriate correction is required.

***Claim Rejections - 35 USC § 112***

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 2, 3, 5 and 10 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

Regarding claim 2, claim 2 recites the limitation "a comparator for comparing an edge of the clock signal, on which the data signal is intended to be latched, to at least one of leading and trailing edges of the data signal" in lines 7-9. The limitation "at least one of leading and trailing edges of the data signal" would include three situations: (a) leading edge only, (b) trailing edge only and (c) both leading and trailing edges. However, as shown in Fig. 1 of the present invention, the comparator 5 clearly needs to compare both the leading and trailing edges of the data signal with the clock signal to generate the control signals Cde1F/B and Cde2F/B. Therefore, situations (a) and (b) clearly do not have support in the specification.

Regarding claims 3, 5 and 10, claim 3 also recites the same limitation in lines 7-9. Claims 3, 5 and 10 are rejected by the same reason above.

***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting

directly or indirectly from an international application filed before November 29, 2000.

Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

5. Claims 3, 5 and 10 are rejected under 35 U.S.C. 102(e) as being anticipated by Suzuki (U.S. Patent No. 5,952,857).

Regarding claim 3, Suzuki teaches an input circuit (Fig. 1, col. 2, lines 66-67, also see col. 3, line 24 through col. 5, line 8) comprising:

delay means (13-1 and 14 in Fig. 1, col. 3, line 24 through col. 4, line 28) for defining a delay time for at least one logical state of a data signal (signal A or B in Fig. 1) and thereby delaying a clock signal for the delay time defined; and  
a holding circuit (15-1 or 15-2 in Fig. 1) for holding the data signal responsive to the delayed clock signal (CLK1 in Fig. 1);

wherein the delay means comprises:

a comparator (20 in Fig. 1) for comparing the edge of the clock signal, on which the data signal is intended to be latched, to at least one of leading and trailing edges of the data signal (output of 12 in Fig. 1, note that the output of the NAND gate 12 indicates the signal with largest delay among the n input signals, i.e., among the signals A and B; see col. 3, lines 52-62. Therefore, the edge of the output of the NAND gate represents the edge of the signal A or B, depending on which signal has a larger delay); and

a delay circuit (22 and 14 in Fig. 1) for defining the delay time based on a result of comparison performed by the comparator (see 21 in Fig. 1).

Regarding claim 5, Suzuki further teaches that the delay circuit (22 and 14 in Fig. 1) defines the delay time based on the result of comparison performed by the comparator (20 and 21 in Fig. 1) and a setup time ("Ts" at the bottom of Fig. 2F, also see col. 4, lines 25-31) for correctly latching the data signal.

Regarding claim 10, Suzuki teaches that the delay circuit 22 in Fig. 1 is set to minimum delay (see col. 6, lines 66-67 and col. 8, lines 3-4). The minimum delay is interpreted as no delay.

### ***Response to Arguments***

6. Applicant's arguments filed 6/30/03 have been fully considered but they are not persuasive.

The applicants argue that Suzuki does not teach the limitation "a comparator for comparing the edge of the clock signal, on which the data signal is intended to be latched" because the clock signal input to the phase comparison circuit 20 is delayed by the delay circuit 22.

Examiner's response --- In the present invention, the data signal is latched at the edge of a delayed clock (CLK2 in Fig. 1). That is, it is the edge of the delayed clock on which the data signal is to be latched. However, the applicants claim "the edge of the clock signal, on which the data signal is intended to be latched". Therefore, it appears

that the applicants also consider that the edge of the clock signal (CLK in Fig. 1) and the edge of the delayed clock (CLK1 in Fig. 1) are referred to the same edge. Further, Suzuki teaches that the delay circuit 22 is initially set to minimum delay (see col. 6, lines 66-67 and col. 8, lines 3-4). That is, the clock signal input to the phase comparison circuit 20 is delayed by a minimum amount. Such amount of delay is considered to be ignorable, which is analogous the delay for transmitting the clock signal CLK to the comparator in the present invention may be ignorable. For illustration, assume the edge of the clock signal CLK in Fig. 1 of Suzuki occurs at T1 and is delayed to T2 initially before inputting to the phase comparison circuit, and the edge of the data signal entering the phase comparison circuit occurs at T3. Then the delay control circuit 21 will generates a delay control signal based on the difference T3-T2, which controls the delay circuit 22 to delay the clock signal CLK ideally to T1+T3-T2. Recall that the purpose of the DLL 13-1 is to align the clock signal with the data signal, i.e., delay the clock signal to T3. Therefore, it appears that the difference of T2 and T1 should be ignorable small, i.e., no difference, to achieve such purpose.

#### ***Allowable Subject Matter***

Claims 4, 8 and 9 would be allowable if rewritten to overcome the claim objections above. Claims 4, 8 and 9 are allowable over the prior art of record because the prior art of record does not teach or suggest the limitations recited in "a first delay circuit", "a second delay circuit" and "a selector" of claim 4.

***Conclusion***

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Nelson (U.S. Patent No. 4,819,251), Jeong (U.S. Patent No. 5,712,884), Yoshikawa (U.S. Patent No. 6,157,229).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chieh M Fan whose telephone number is (703) 305-0198. The examiner can normally be reached on Monday-Friday 8:00AM-5:30PM, Alternate Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Stephen Chin can be reached on (703) 305-4714. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9314 for regular communications and (703) 872-9314 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-4700.

Application/Control Number: 09/299,659  
Art Unit: 2634

Page 8

*Chieh M Fan*

Chieh M Fan  
Examiner  
Art Unit 2634

cmf  
May 19, 2003